DFFR - MapleSim Help
For the best experience, we recommend viewing online help using Google Chrome or Microsoft Edge.

Online Help

All Products    Maple    MapleSim


DFFR

Edge-triggered register bank with reset

 

Description

Connections

Parameters

Modelica Standard Library

Description

The DFFR component is an edge-triggered digital flip-flop register with a configurable reset input. A positive transition (1-Trns) of the clock causes the input data to be latched and appear at the output.

The strength parameter specifies a map on logic signals. Its value consists of a symbol, Sxlh, with xlh being one of the following: X01,X0H,XL1,X0Z,XZ1,WLH,WLZ,WZH,W0H,WL1. The three subscripts define the map:

– 

A U always maps to a U.

– 

{X,Y,W,-} map to the first subscript (x).

– 

{0,L} map to the second subscript (l).

– 

{1,H} map to the third subscript (h).

For example, SX0H means {X,Y,W,-} map to X, {0,L} map to 0, {1,H} map to H.

The ResetMap parameter ia a one-dimensional 9-element array that maps the reset input to the integers 1 to 4, inclusive. The following table defines the output signal levels associated with each integer. Each symbol in a cell corresponds to an output level; the actual output level is determined by the strength parameter map.

1

2

3

4

U

0

-dUX

U-0X

d = dataIn

Truth Table for active-high reset:

DataIn

Clock

Reset

DataOut

Map

*

*

U

U

1

*

*

1

0

2

*

0-Trns

0

NC

3

*

1-Trns

0

DataIn

3

*

X-Trns

0

X or U or NC

3

*

*

X

X or U or 0 or NC

4

Truth Table for active-low reset:

DataIn

Clock

Reset

DataOut

Map

*

*

U

U

1

*

*

0

0

2

*

0-Trns

1

NC

3

*

1-Trns

1

DataIn

3

*

X-Trns

1

X or U or NC

3

*

*

X

X or U or 0 or NC

4

Symbol Definitions

Symbol

Definition

*

do not care

U

L.‵U‵

0

L.‵0‵ or L.‵L‵

1

L.‵1‵ or L.‵H‵

X

L.‵X‵ or L.‵W‵ or L.‵Z‵ or L.‵-‵

NC

no change

Clock Transition Definitions

Symbol

Definition

1-Trns

01

0-Trns

~0 or 1* or X|UX|U

X-Trns

0X or X|U1

Connections

Name

Description

Modelica ID

reset

Reset input

reset

clock

Positive edge-triggered clock input

clock

dataIn

Data input

dataIn

dataOut

Data output

dataOut

Parameters

Name

Default

Units

Description

Modelica ID

ResetMap

[1]

 

Specifies reset operation

ResetMap

strength

SX01

 

Specifies output signal levels

strength

n

1

 

Data width

n

[1] Active-high reset: 1,4,3,2,4,4,3,2,4

Modelica Standard Library

The component described in this topic is from the Modelica Standard Library. To view the original documentation, which includes author and copyright information, click here.

See Also

Digital Components

Digital Registers

Electrical Library